

---

**96x96 Full OLED  
Application Notes  
(For 8bit 8080 Interface)**

---

## Revision History

Version	REVISION DESCRIPTION
X01	First release

---


## DESCRIPTION

96x3x96 dot matrix full passive OLED module with controller for many compact portable applications.


## FEATURE

- Panel matrix : 96x3x96
- Driver IC : SSD1351
- VCC = 15V
- VCI = 2.4V ~ 3.5V
- VDDIO = 1.65V ~ VCI
- 8/16 bits 8080-series parallel interface, Serial Peripheral interface.
- Vertical and Horizontal Scrolling.
- Programmable color mode of 65K,262K.

## FUNCTION BLOCK DIAGRAM



## APPLICATION CIRCUIT



### Recommend components :

C1、C2、C4 : 1uF/16V

C3、C5 : 4.7uF/35V (Tantalum type) or VISHAY (572D475X0025A2T)

Riref : 1M ohm 1% (0603)


RD : 50 ohm 1/4W

D1、D2 : RB480K (ROHM)

**This circuit is designed for 8bit 8080 interface.**

---

## External DC-DC application circuit



Recommend components:

The C1: 0.1uF/6.3V.

The C2: 4.7 uF/6.3V.

The C3: 22pF/16V.

The C4: 4.7uF/25V.

The R1: 1.2M ohm 1%

The R2: 107K ohm 1%

The D1: SCHOTTY DIODE.

The L1: 10uH.

The U1: HPA00483DRBR

The R1, R2 and C3 value should be fine tune by customer.

## PIN ASSIGNMENTS

PIN NO	PIN NAME	DESCRIPTION
1	NC	Not Connected.
2	VLSS	Analog system ground pin.
3	VCC	Power supply for panel driving voltage.
4	VCI	Low voltage power supply VCI must always be equal to or higher than VDD and VDDIO.
5	VDD	Power supply pin for core logic operation.
6	IREF	A resistor should be connected between this pin and VSS.
7	RES#	This pin is reset signal input.
8	D/C#	This pin is Data/Command control pin connecting to the MCU.
9	CS#	This pin is the chip select input connecting to the MCU.
10	BS1	MCU bus interface selection pins.
11	BS0	
12	R/W#	This pin is read / write control input pin connecting to the MCU interface.
13	E/RD#	This pin is MCU interface input.  When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected.  When serial interface is selected, this pin E(RD#) must be connected to VSS.
14	D0	These pins are bi-directional data bus connecting to the MCU data bus.  Unused pins are recommended to tie LOW. (Except for D2 pin in SPI mode)
15	D1	
16	D2	
17	D3	
18	D4	
19	D5	
20	D6	
21	D7	
22	D8	
23	D9	
24	D10	
25	D11	
26	D12	
27	D13	
28	D14	
29	D15	
30	VSL	This is segment voltage reference pin. External VSL is set as default. This pin has to connect with resistor and diode to ground. (Details depend on application)

---

31	VDDIO	Power supply for interface logic level.
32	VCOMH	A capacitor should be connected between this pin and VSS.
33	VCC	Power supply for panel driving voltage.
34	VSS	Ground pin

---

## Application Software

/\* 96x3x96 OLED driver program \*/

/\* The more detail of 8bit 8080 sequence please refer the SSD1351 datasheet \*/

```
void initial_SSD1351(void)
{
    comm_out(0xfd); //Set Command Lock
    data_out(0xb1); //Unlock OLED driver IC

    comm_out(0xae); //Display off

    comm_out(0xa0); //Set Re-map Color Depth
    data_out(0x62); //65K Color

    comm_out(0xa1); //Set Display Start Line
    data_out(0x00);

    comm_out(0xa2); //Set Display Offset
    data_out(0x60);

    comm_out(0xa6); //Normal display

    comm_out(0xab); //Function Selection
    data_out(0x01); // 8bit-8080 interface

    comm_out(0xb1); //Set Reset (Phase 1) /Pre-charge (Phase 2) period
    data_out(0x53);

    comm_out(0xb3); //Set frame rate
    data_out(0xe1); //105Hz

    comm_out(0xb4); //External VSL
    data_out(0xa0);
    data_out(0xb5);
    data_out(0x55);

    comm_out(0xb9); //Use Built-in Linear LUT

    comm_out(0xbb); //Set Pre-charge voltage
    data_out(0x00);

    comm_out(0xbe); //Set VCOMH
    data_out(0x07);
```



---

```
comm_out(0xc1); //Set contrast level for R,G,B
data_out(0x75); //Blue contrast set
data_out(0x42); //Green contrast set
data_out(0x49); //Red contrast set

comm_out(0xc7); //Master current control
data_out(0x0e);

comm_out(0xca); //Set MUX Ratio
data_out(0x5f); //96 Duty

clearDDR(); //Clear the whole DDRAM

comm_out(0xaf); //Display on
}
```

---

```

void cleanDDR(void)
{
    int i,j;
    comm_out(0x15);
    data_out(0x00);
    data_out(0x7f);
    comm_out(0x75);
    data_out(0x00);
    data_out(0x7f);
    comm_out(0x5c);

    for(i=0;i<128;i++)
    {
        for(j=0;j<128;j++)
        {
            data_out(0x00);
            data_out(0x00);
        }
    }
}

```

**After initial the driver IC, user can display all pixels on.**

```

write_red_data(void) // display all red pixels on
{
    int i,j;
    comm_out(0x15);
    data_out(0x10);
    data_out(0x6f);
    comm_out(0x75);
    data_out(0x00);
    data_out(0x5f);
    comm_out(0x5c);

    for(i=0;i<96;i++)
    {
        for(j=0;j<96;j++)
        {
            data_out(0xf8);
            data_out(0x00);
        }
    }
}

```

---

```
write_green_data(void) // display all green pixels on
```

```
{  
    int i,j;  
    comm_out(0x15);  
    data_out(0x10);  
    data_out(0x6f);  
    comm_out(0x75);  
    data_out(0x00);  
    data_out(0x5f);  
    comm_out(0x5c);  
  
    for(i=0;i<96;i++)  
    {  
        for(j=0;j<96;j++)  
        {  
            data_out(0x07);  
            data_out(0xe0);  
        }  
    }  
}
```

```
write_blue_data(void) // display all blue pixels on
```

```
{  
    int i,j;  
    comm_out(0x15);  
    data_out(0x10);  
    data_out(0x6f);  
    comm_out(0x75);  
    data_out(0x00);  
    data_out(0x5f);  
    comm_out(0x5c);  
  
    for(i=0;i<96;i++)  
    {  
        for(j=0;j<96;j++)  
        {  
            data_out(0x00);  
            data_out(0x1f);  
        }  
    }  
}
```

---

```
write_white_data(void)    // display all pixels on(Red, Green and Blue)
{
    int i,j;
    comm_out(0x15);
    data_out(0x10);
    data_out(0x6f);
    comm_out(0x75);
    data_out(0x00);
    data_out(0x5f);
    comm_out(0x5c);

    for(i=0;i<96;i++)
    {
        for(j=0;j<96;j++)
        {
            data_out(0xff);
            data_out(0xff);
        }
    }
}
```

---

**For 100 cd/m<sup>2</sup> setting, user could follow the below setting.**

```
Brightness_mode1 (void);
{
    comm_out(0xc7); //Master current control
    data_out(0x0e);

    comm_out(0xc1); //Set contrast level for R,G,B
    data_out(0x75); //Blue contrast set
    data_out(0x42); //Green contrast set
    data_out(0x49); //Red contrast set
}
```

**For 80 cd/m<sup>2</sup> setting, user could follow the below setting.**

```
Brightness_mode2 (void);
{
    comm_out(0xc7); //Master current control
    data_out(0x0c);

    comm_out(0xc1); //Set contrast level for R,G,B
    data_out(0x6b); //Blue contrast set
    data_out(0x3c); //Green contrast set
    data_out(0x42); //Red contrast set
}
```

**For 60 cd/m<sup>2</sup> setting, user could follow the below setting.**

```
Brightness_mode3 (void);
{
    comm_out(0xc7); //Master current control
    data_out(0x09);

    comm_out(0xc1); //Set contrast level for R,G,B
    data_out(0x68); //Blue contrast set
    data_out(0x3b); //Green contrast set
    data_out(0x40); //Red contrast set
}
```

---

**For 40 cd/m<sup>2</sup> setting, user could follow the below setting.**

Brightness\_mode4 (void);

```
{  
    comm_out(0xc7); //Master current control  
    data_out(0x06);  
  
    comm_out(0xc1); //Set contrast level for R,G,B  
    data_out(0x6c); //Blue contrast set  
    data_out(0x3e); //Green contrast set  
    data_out(0x41); //Red contrast set  
}
```

**For 20 cd/m<sup>2</sup> setting, user could follow the below setting.**

Brightness\_mode5 (void);

```
{  
    comm_out(0xc7); //Master current control  
    data_out(0x04);  
  
    comm_out(0xc1); //Set contrast level for R,G,B  
    data_out(0x61); //Blue contrast set  
    data_out(0x38); //Green contrast set  
    data_out(0x3b); //Red contrast set  
}
```

## Graphic Display Data RAM Address Map(GDDRAM)

The GDDRAM is a bit mapped static RAM holding the pattern to be displayed. The RAM size is 128x128x18bits. For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software. Each pixel has 18-bit data. Each sub-pixels for color A, B and C have 6 bits. The arrangement of data pixel in graphic display data RAM is shown below.

262k Color Depth Graphic Display Data RAM Structure

Segment Address	Normal	0			1			2	.....	.....	126	127			
	Remapped	127			126			125	.....	.....	1	0			
Color		A	B	C	A	B	C	A			C	A	B	C	
Data Fommat		A5	B5	C5	A5	B5	C5	A5	.....	.....	C5	A5	B5	C5	
		A4	B4	C4	A4	B4	C4	A4	.....	.....	C4	A4	B4	C4	
		A3	B3	C3	A3	B3	C3	A3	.....	.....	C3	A3	B3	C3	
		A2	B2	C2	A2	B2	C2	A2	.....	.....	C2	A2	B2	C2	
		A1	B1	C1	A1	B1	C1	A1	.....	.....	C1	A1	B1	C1	
Common Address		A0	B0	C0	A0	B0	C0	A0	.....	.....	C0	A0	B0	C0	
Normal	Remapped								.....	.....					
0	127	6	6	6	6	6	6	6	.....	.....	6	6	6	6	Common output
1	126	6	6	6	6	6	6	6	.....	.....	6	6	6	6	COM0
2	125	6	6	6	6	6	6	6	.....	.....	6	6	6	6	COM1
3	124	6	6	6	6	6	6	6	.....	.....	6	6	6	6	COM2
4	123	6	6	6	6	6	6	6	.....	.....	6	6	6	6	COM3
5	122	6	6	6	6	6	6	6	.....	.....	6	6	6	6	COM4
6	121	6	6	no of bits in this cell			6	6	.....	.....	6	6	6	6	COM5
7	120								.....	.....	6	6	6	6	COM6
:	:	:	:	:	:	:	:	:	.....	.....	:	:	:	:	:
:	:	:	:	:	:	:	:	:	.....	.....	:	:	:	:	:
:	:	:	:	:	:	:	:	:	.....	.....	:	:	:	:	:
123	4	6	6	6	6	6	6	6	.....	.....	6	6	6	6	:
124	3	6	6	6	6	6	6	6	.....	.....	6	6	6	6	COM124
125	2	6	6	6	6	6	6	6	.....	.....	6	6	6	6	COM125
126	1	6	6	6	6	6	6	6	.....	.....	6	6	6	6	COM126
127	0	6	6	6	6	6	6	6	.....	.....	6	6	6	6	COM127

SEGoutput	SA0	SB0	SC0	SA1	SB1	SC1	SA2	.....	.....	SC126	SA127	SB127	SC127
-----------	-----	-----	-----	-----	-----	-----	-----	-------	-------	-------	-------	-------	-------


## POWER ON / OFF SEQUENCE

The following figures illustrate the recommended power ON and power OFF sequence of SSD1351.

### Power ON sequence :

1. Power ON  $V_{CI}$ ,  $V_{DDIO}$ .
2. After  $V_{CI}$ ,  $V_{DDIO}$  become stable, set wait time at least 1ms ( $t_0$ ) for internal  $V_{DD}$  become stable. Then set RES# pin LOW (logic low) for at least 2us ( $t_1$ )<sup>(4)</sup> and then HIGH(logic high).
3. After set RES# pin LOW(logic low), wait for at least 2us( $t_2$ ).Then Power ON  $V_{CC}$ .<sup>(1)</sup>
4. After  $V_{CC}$  become stable, send command AFh for display ON. SEG/COM will be ON after 200ms( $t_{AF}$ ).
5. After  $V_{CI}$  become stable, wait for at least 300ms to send command.


#### The Power ON sequence.



### Power OFF sequence:

1. Send command AEh for display OFF.
2. Power OFF  $V_{CC}$ .<sup>(1), (2)</sup>
3. Wait for  $t_{OFF}$ . Power OFF  $V_{CI}$ ,  $V_{DDIO}$  (where Minimum  $t_{OFF}=80ms$ <sup>(3)</sup>, Typical  $t_{OFF}=100ms$ )

#### The Power OFF sequence



### Note:

- (1) Since an ESD protection circuit is connected between  $V_{CI}$ ,  $V_{DDIO}$  and  $V_{CC}$ ,  $V_{CC}$  becomes lower than  $V_{CI}$  whenever  $V_{CI}$ ,  $V_{DDIO}$  is ON and  $V_{CC}$  is OFF as shown in the dotted line of  $V_{CC}$  in above Figure.
- (2)  $V_{CC}$  should be disable when it is OFF.
- (3)  $V_{CI}$ ,  $V_{DDIO}$  should not be Power OFF before  $V_{CC}$  Power OFF.
- (4) The register values are reset after  $t_1$ .
- (5) Power pins ( $V_{CI}$ ,  $V_{DDIO}$  and  $V_{CC}$ ) can never be pulled to ground under any circumstance.



